Introduction
Hydrogenated amorphous silicon thin film transistor (a-Si:H TFTs) is one of the significant components for liquid crystal display (LCD) industry. For LCD applications, a-Si:H TFTs were used as pixel switches, where the threshold voltage (V T ) shift will not occur because of the short duty cycle operation [1] . However, when a-Si:H TFTs were adopted as analog driving devices in AMOLED pixels [2] or sensor circuits [3] , V T shift become noticeable under prolong gate and drain bias. Several researches have been done to understand the V T instability under DC gate bias [4] , pulse gate bias [5] , however none of them were suitable for analog application since drain voltage was neglected in these works. Karim et al. proposed a drain-bias dependence of V T stability [6] . Unfortunately, in his work, the drain-bias dependence on negative gate bias stress was not discussed.
In this study, an attempt was made to derive a model of drain-bias dependence on V T shift of a-Si:H TFTs under negative gate bias stress, which is an important information needed for reverse bias annealing technique [7] . The model derived in this work is also one of the key parts for precise reliability simulation of a-Si:H TFT circuits.
Experimental
The a-Si:H TFTs used in this work were traditional inverted staggered type with back channel etch structure. 350nm a-SiNx film was used as gate insulator and 200nm a-Si:H was used as semiconductor layer. The dimension of the devices used for different drain voltage testing were fixed at W/L=80/12. All the stress experiments were measured using Agilent 4156A and threshold voltages were extracted from the transfer curves (I D -V G ) using the traditional maximum transconductance method. During the stress test, each V T was extracted by interrupting for 10 sec. All of the measurements were done at room temperature.
Results and Discussions
Fig . 1 shows the V T shift versus stress time. The stress condition was V GS = -15V while V DS varied from 0V to 20V in 5V step. The test results showed that the V T shifted more negatively when V DS increased. Pure negative V T shift without turn-around phenomenon [8] implies the charge trapping mechanism [9] dominated the V T shift. From the results, we derived a V T shift model base on the charge dependence upon charge trapping assumption. Considering the drain bias dependence upon negative gate bias stress, the V T shift model is proposed by the conventional stretch-exponential function [10] combining with the correction function f ¯(V D ) as shown below:
(1) (2) where α, β, τ are fitting parameters.
When negative V GS and positive V DS were applied to the device simultaneously, the potential distribution along Based on the gradual channel approximation, the potential along the channel region is a linear function. Therefore, the concentration of induced hole within a unit length can be expressed as (3) where C SINx is the gate capacitance per unit area, W is the channel width, and L is the channel length. The total hole concentration under negative V GS and positive V DS can be obtained by integrating the hole concentration from x=0 to x=L+2L O based on equation (4), where Lo denotes the length of gate to source/drain overlap. The correction function f ¯(V D ) can then be obtained by equation (4) divided by equation (5) which is the hole concentration under zero drain bias. Table I .
Conclusions
An equation for V T shift under negative gate and positive drain biases was derived based on the charge dependence model, which can be further applied to the complete V T shift model of a-Si:H TFTs with pulse gate and pulse drain bias stress in future development. A reliability simulator for a-Si:H TFT circuits comprising V T shift modules can be accomplished when the modeling work is completed. With the precise simulation platform, robust a-Si:H TFT circuits for various applications will be demonstrated in the near future. 
